WORLD INTELLECTUAL PROPERTY ORGANIZATION International Bureau



INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification 7:	T	(11) International Publication Number:	WO 00/27033	
H03L 7/095	A1	(43) International Publication Date:	11 May 2000 (11.05.00)	

(21) International Application Number: PCT/US99/25970

(22) International Filing Date: 4 November 1999 (04.11.99)

(30) Priority Data:
60/107,104 4 November 1998 (04.11.98) US
Not fumished 3 November 1999 (03.11.99) US

(71) Applicant (for all designated States except US): BROADCOM CORPORATION [US/US]; 16215 Alton Parkway, Irvine, CA 92618 (US).

(72) Inventors; and

(75) Inventors/Applicants (for US only): TAN, Loke, Kun [US/US]; 24412 Rue de Monet, Laguna Niguel, CA 92677 (US). ETEMADI, Farzad [IR/US]; 322 Knollglen, Irvine, CA 92614 (US). YUEN, Denny [US/US]; 19337 Hinsdale Avenue, Torrance, CA 90503 (US). TSAI, Shauhyarn (Shaun) [-/US]; 4724 Sara Drive, Torrance, CA 90506 (US).


(74) Agent: ELDREDGE, John, W.; Christie, Parker & Hale, LLP, P.O. Box 7068, Pasadena, CA 91109-7068 (US). (81) Designated States: AE, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, CA, CH, CN, CR, CU, CZ, DE, DK, DM, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, NO, NZ, PL, PT, RO, RU, SD, SE, SG, SI, SK, SL, TJ, TM, TR, TT, TZ, UA, UG, US, UZ, VN, YU, ZA, ZW, ARIPO patent (GH, GM, KE, LS, MW, SD, SL, SZ, TZ, UG, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GW, ML, MR, NE, SN, TD, TG).

Published

With international search report.

Before the expiration of the time limit for amending the claims and to be republished in the event of the receipt of amendments.

(54) Title: LOCK DETECTOR FOR PHASE LOCKED LOOPS



(57) Abstract

A detector circuit (40) for determining whether synchronization lock has been optimally achieved in feedback-type control systems. The detector circuit evaluates an error signal developed by a phase/frequency detector (34) and compares the absolute magnitude of the error signal to a first threshold signal (limit 1) corresponding to a magnitude metric. When the value of the error signal is less than the magnitude threshold value, an event signal initiates a time interval counter (30) which continues counting so long as the error signal remains below the magnitude threshold value (limit 2). The time interval counter continues until it counts to a second threshold value corresponding to a timing metric. At this point, synchronization lock is declared.

FOR THE PURPOSES OF INFORMATION ONLY

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

AL	Albania	ES	Spain	LS	Lesotho	SI	Slovenia
AM	Armenia	FI	Finland	LT	Lithuania	SK	Slovakia
AT	Austria	FR	France	LU	Luxembourg	SN	Scnegal:
AU	Australia	GA	Gabon	LV	Latvia	SZ	Swaziland
AZ	Azerbaijan	GB	United Kingdom	MC	Monaco	TD	Chad
BA	Bosnia and Herzegovina	GE	Georgia	MD	Republic of Moldova	TG	Togo
BB	Barbados	GH	Ghana	MG	Madagascar	TJ	Tajikistan
BE	Belgium	GN	Guinea	MK	The former Yugoslav	TM	Turkmenistan
BF	Burkina Faso	GR	Greece		Republic of Macedonia	TR	Turkey
BG	Bulgaria	HU	Hungary	ML	Mali	TT	Trinidad and Tobago
ВЈ	Benin	IE	Ireland	MN	Mongolia	UÀ	Ukraine
BR	Brazil	IL	Israel	MR	Mauritania	UG	Uganda
BY	Belarus	15	loeland	MW	Malawi	US .	United States of Americ
CA	Canada	IT	Italy	MX	Mexico	UZ	Uzbekistan
CF	Central African Republic	JP	Japan	NE	Niger	VN	Viet Nam
CG	Congo	KE	Kenya	NL	Netherlands	YU	Yugoslavia
CH	Switzerland	KG	Kyrgyzstan	NO	Norway	zw	Zimbabwe
CI	Côte d'Ivoire	KP	Democratic People's	NZ	New Zealand		
CM	Cameroon		Republic of Korea	. PL	Poland .		
CN	China	KR	Republic of Korea	PT	Portugal		
CU	Cuba	KZ	Kazakstan	RO	Romania .		
CZ	Czech Republic	LC	Saint Lucia	RU	Russian Pederation		
DE	Germany	LI	Liechtenstein	SD	Sudan		
DK	Denmark	LK	Sri Lanka	SE	Sweden		
EE	Estonia	LR	Liberia	SG	Singapore		

LOCK DETECTOR FOR PHASE LOCKED LOOPS

CROSS-REFERENCE TO RELATED APPLICATION(S)

This patent application is related to and claims the priority date of provisional Application No. 60/107,104, filed November 4, 1998, the entire contents of which is hereby expressly incorporated by reference.

FIELD OF THE INVENTION

1

5

10

15

20

25

30

35

The present invention relates generally to lock detectors for phase lock loops and, more particularly, to a lock detector which establishes upper and lower bounds to a lock range in order to ensure that phase error is substantially confined within the range before acquisition of lock is declared.

BACKGROUND OF THE INVENTION

Phase lock loops (PLLs) and clock recovery circuits (CRCs) have found wide application in such diverse areas as digital communication systems, wireless systems, digital circuits and data recovery systems for use in connection with mass storage media such as hard disk, tape and optical drives. In the field of digital communication systems, phase lock loops are typically used in modern digital communications receivers to recover useful data from a transmission signal stream by providing data recovery circuitry with a timing reference having the appropriate frequency and phase characteristics so as to match timing characteristics of the transmitted signal and thus, ensure proper data recovery.

In modern HDTV signal transmissions, a receiver must be capable of locking onto a transmitter's pilot carrier phase as well as the transmitter's timing phase. Locking the receiver to the transmitter's carrier phase is commonly referred to as carrier phase recovery, whereas locking onto the timing phase of the transmitter is referred to as timing phase recovery. Both of these functions are critical to a modern day communications system since the receiver must be synchronized to the transmitter in order that transmitted data may be correctly demodulated, and equalized.

Applications of phase lock loops (or more correctly frequency-phase locked loops, FPLLs) in a modern high-speed communications system would include their use as frequency acquisition tools in a receiver's channel tuner and as an automatic gain control (AGC) loop, disposed within a channel tuner, which ensures that the power level of a received signal is suitably limited to a particular desired level. Thus, it can be seen that PLLs and FPLLs play a significant role in the effective operation of various portions of a modern digital communication system. Indeed, it is difficult to conceive of a modern high-speed digital communications system that does not make extensive use of precision PLLs.

Notwithstanding the necessity of their use in modern communication systems. conventional PLLs suffer from a particular disadvantage that makes their use in modern, high-speed communication systems problematic. This disadvantage relates most particularly to the time characteristics of the phase error response of a first order or second order PLL in response to a prompt change in the phase of an input signal. Given the extremely precise phase and timing alignments required in modern high-speed communication systems, and their correspondingly small phase error margins, a false designation of phase lock during a phase acquisition procedure can very easily result in the loss of system timing and a consequent disruption of, for example, carrier recovery operations and thus, a loss of signal.

10

15

1

5

SUMMARY OF THE INVENTION

The present invention is directed to a system and method for evaluating phase detector output so as to optimally determine when phase lock has been achieved. The novel lock detection system is suitable for incorporation in a phase locked loop of the type including a phase detector configured to develop phase error signals for use by, for example, a loop filter in deriving control signals for an oscillator circuit. A lock detector circuit evaluates phase error signals in order to determine whether a locked condition has been achieved on the basis of the output signal train of phase detector's passing evaluation against a magnitude metric and a timing metric.

20

In one aspect of the invention, the lock detector circuit includes a summing circuit having at least one input for receiving phase error signals developed by the phase detector. The summing circuit combines the absolute value of an input phase error signal with a negative valued first limit signal which corresponds to the maximum allowable phase error during lock. Summation of the two signals gives rise to a negative-valued signal when the phase error signal is below the first limit and a positive-valued signal when the absolute magnitude of the input phase error signal is above the first limit.

25

30

The output of the summing circuit is compared to a zero reference signal and outputs in a first state when the summation result is less than zero and outputs a signal in a second state when the summation result is greater than zero. A summation result less than zero indicates that the absolute magnitude of an input phase error signal is less than the first limit signal and therefore converging toward zero.

35

In a further aspect of the invention, the comparison circuit signal in a first state initiates a time interval counter. The time interval counter is reset at any time the absolute magnitude of any phase error signal exceeds the first limit signal, i.e., at any time the summation result is greater than or equal to zero. Lock is declared after the time interval counter counts to the end of a specified time interval. Thus, phase error signals must not only converge to a value less than the first limit signal but also remain at a value below the first limit signal for a period of time equal to the time interval counter's specified time interval.

In an additional aspect of the invention, a low pass filter is coupled between the lock detector and the phase detector circuit. The low pass filter averages phase error component values to remove extraneous high frequency noise and improve system performance. The output of the low pass filter is coupled to a conditioning circuit, such as a rectification circuit, which receives input phase error signals corresponding to both positive and negative phase relationships and conditions the phase error signal such that the output of the conditioning circuit represents their absolute magnitude.

BRIEF DESCRIPTION OF THE DRAWINGS

1

5

10

15

20

25

30

35

These and other features, aspects and advantages of the present invention will be more fully understood when considered with respect to the following detailed description, appended claims and accompanying drawings wherein:

FIG. 1(a) is a semi-schematic block level diagram of a conventional phase lock loop (PLL) system used for data recovery, according to the prior art;

FIG. 1(b) is a waveform diagram illustrating the frequency and phase error response of the PLL of FIG. 1(a) to an input frequency step;

FIG. 2 is a waveform diagram illustrating the time response of PLL phase error to a phase step, including the extent of ambiguous lock regions as a function of phase error margin reduction, and indicating the lock acquisition to lock declaration timing window in accordance with practice of principles of the invention;

FIG. 3 is a semi-schematic simplified block diagram of a lock detector for optimally detecting a true lock condition in accordance with the present invention; and

FIG. 4 is a semi-schematic simplified block diagram of a phase lock loop architecture incorporating the lock detector of FIG. 3 in accordance with the present invention.

DETAILED DESCRIPTION OF THE INVENTION

Conceptually, a conventional phase lock loop (PLL), such as depicted in semi-schematic block diagram form in FIG. 1(a), is a feedback system that operates on the excess phase of nominally periodic signals. Implementation of such a PLL normally comprises a phase detector (PD) or phase and frequency detector (PFD) 10 whose output is coupled to a loop filter (low-pass filter or LPF) 12 which, in turn, drives some means for generating a synchronous clock signal 14, such as a voltage controlled oscillator (VCO), current controlled oscillator (CCO) or decision controlled oscillator (DCO). When receiving data, during what is conventionally termed frequency or velocity lock, the oscillation frequency of the clock signal generator (termed a VCO for convenience) is determined by, and locked to the frequency of an external periodic signal source provided for such purpose (not shown), just prior to receiving an input datastream. Once frequency or velocity lock is established, the VCO runs in what might be termed a quasi-flywheel mode at a mean frequency determined during velocity lock.

Subsequent correction control to the VCO frequency is developed by phase-locking a transition edge of the synchronous VCO signal to a transition edge of an incoming data signal. The VCO is phase-locked to the incoming serial data stream by comparing the phase of the rising edge of the VCO clock signal FIG. 1 to the phase of the rising edge of data in the phase detector 10. A phase or time difference detected between the two rising edges causes the phase detector to issue a signal proportional to the phase difference which directs the VCO to either speed-up or slow-down in response to phase variations in the datastream.

1

5

10

15

20

25

30

35

Conventionally, the phase detector incorporates logic circuitry (in effect a logical NOR function) which precludes an output signal from being issued during phase comparisons unless two phase edges are present during a particular comparison cycle. This features prevents the PLL from becoming unstable by trying to perform a phase comparison between a VCO rising edge and a, for example, data ZERO bit (a data signal necessarily without a rising edge).

The loop filter 12 averages the phase-lead and/or phase-lag pulses from the phase detector 10, to define a control voltage which is applied to the input of the VCO 14 and further functions as a low-pass filter in order to minimize the effects of random component generated noise and certain forms of high frequency jitter. It is common practice to low-pass filter the difference component of a pair of PD sample signals to reduce the effect of random noise on the system.

Once phase lock is established, the output of the VCO 14 defines a timing signal which is provided as a clock input to a data recovery circuit, or decision circuit, 16. The overall effect is to define a standardized, unipolar timing signal coincident with every transition of the input data, such that the data recovery circuit or decision circuit 16 is able to provide properly regenerated data.

In such a system as depicted in FIG. 1(a), data recovery operations are necessarily precluded until such time as the PLL has achieved an adequate phase lock within the phase error budget of the overall system. Acquisition of lock is typically determined by a control logic block incorporating lock detection circuitry which might be disposed between the phase detector 10 and loop filter 12, in parallel with the filter or, might be disposed within the loop filter itself. Lock detectors conventionally operate by evaluating the phase detector output pulse width (or pulse duration) which is in turn, proportional to the phase error between an incoming signal and the VCO pulse train. Lock is declared by comparing the phase detector output pulse width to a preestablished threshold level which is commonly defined by the upper bound of the allowable phase error of the system. When the pulse detector output pulse width meets or falls below the phase error threshold, the system is deemed to have acquired lock and a lock signal is commonly asserted to the data recovery circuit 16, thereby enabling data recovery operations to proceed.

As shown in FIG. 1(b), when a PLL obtains lock following a change in the input frequency ω_{in} , the phase error φ_e typically converges to a limit value, in most cases having a mean limit value of zero, as the frequency ω_{out} of the VCO 14 converges to the input value. In these particular circumstances, phase error is often observed to dither about the mean zero value. In

certain other cases, a PLL is able to attain lock, but the phase error exhibits a small non-zero mean value. This particular circumstance occurs whenever the phase of the input signal exhibits a rapid change. The cause of these phenomena will become apparent when it is recognized that a first order PLL is defined as being capable of achieving phase lock with zero phase error to a given step change in the phase of the input signal. This same first order PLL is capable of achieving phase lock with a non-zero phase error to a linear ramp in the phase of an input signal. Similarly, a second order PLL is typically understood as being capable of achieving phase lock with zero phase error to either a step or a ramp in the phase of an input signal, while the same second order PLL is capable of achieving phase lock with a non-zero phase error to a parabolic phase change of the input signal.

1

5

10

15

20

25

30

35

A time domain plot of frequency response and phase error with respect to time in response to a prompt input frequency change is depicted in the waveform diagram of FIG. 1(a). It will be understood, by those with skill in the art, that some degree of frequency response lag and system damping related ringing characteristics are exhibited by all non-ideal control systems in response to prompt input perturbations. Accordingly, some degree of phase error will necessarily attend such prompt input changes.

FIG. 2 is a waveform diagram illustrating a time plot of phase error associated with a prompt input change, such as might result from a frequency step. In the diagram, phase error in radians is plotted as a function of time immediately following a prompt phase change at the phase detector input. For purposes of convenience, only the positive portion of the phase plane is depicted in FIG. 2. It will be understood that a mirror image phase response (corresponding to a phase lag) is also susceptible of illustration but with opposite signs. As illustrated in the figure, the PLL achieves lock whenever the phase error converges below a certain pre-determined absolute limit, denoted in FIG. 2 as "limit 1". As is also clear from FIG. 2, if the phase error margin, as defined by "limit 1", is made particularly small, it is quite possible for the phase error to fall below the lock limit for a brief period of time, and then exceed the lock limit, in the opposite direction, for a substantial time duration before the system settles and the phase error converges closer to the zero limit. Accordingly, it will be understood that simply evaluating phase error against a particular limit value is an insufficient condition to initiate lock declaration and begin data recovery operations since this could very easily result in a false lock condition when the phase error response characteristic exceeds the desired limit in the opposite direction.

It is, therefore, necessary to introduce a second limit condition, denoted "limit 2" herein which defines a time interval within which the phase error response characteristic must remain within the pre-determined "limit 1", in order to achieve lock.

As can be seen from inspection of FIG. 2, phase lock, within the error margin, is actually achieved at the point where the phase error response characteristic reenters the "limit 1" boundary and remains within the boundary, although oscillating periodically about the zero radians point. This "lock achieved" position is indicated in the diagram of FIG. 2 at 20 and represents the third

crossing of the "limit 1" boundary by the phase error response characteristic. It will be seen that the phase response characteristic passes through the "limit 1" boundaries during a first time interval t₁ which is of generally short duration. The phase error response characteristic then passes outside the "limit 1" boundary, falls to its maximum lag value and again approaches and crosses the "limit 1" boundary during a second time interval t₂, following which it remains within the "limit 1" boundaries for the remainder of the time interval of interest. In accordance with the present invention, the indication of "lock achieved" is therefore delayed until a period of time, exceeding "limit 2", has passed during which period of time the signal remains within "limit 1", as shown in FIG. 2 at 21. At this time, lock may be declared.

de^t Ac

1

5

10

15

State trajectories and transient response characteristics of phase lock loops may be determined by simulation, once the design parameters of a particular PLL have been established. Accordingly, a phase error response plot, such as illustrated in FIG. 2, can be developed for various PLL types, as well as other phase response dependent control systems, from which appropriate "limit 2" time periods may be extracted by numerical or graphical interpretation. In the example of FIG. 2, an appropriate "limit 2" time period would be a time interval that necessarily exceeded t₁ in order to ensure that the false lock position depicted therein does not trigger a lock achieved condition. Rather, as depicted in FIG. 2, a significantly longer "limit 2" duration would ensure that the phase error response characteristic remained within the "limit 1" boundaries prior to lock being declared and data recovery operations commenced.

20

25

A particular, exemplary hardware implementation of such a novel lock detector is illustrated in semi-schematic simplified block diagram form in FIG. 3. Phase error signals, developed by a phase detector are received at the input of a low-pass filter 22 which performs the same high frequency noise reduction function as the loop filter (12 of FIG. 1) of a conventional PLL. The low pass filter 22 averages the phase error received at the input and provides the averaged error signal to a signal conditioning or shaping circuit, such as a digital rectification circuit 24, which functions, in the illustrated embodiment, to redefine the average phase error in terms of its absolute value. In other words, phase-lag error is converted into phase-lead error terms in order that the phase error terms have the appropriate sign for subsequent subtractive combination with a user pre-defined, non-zero DC "limit 1" value in an arithmetic computation circuit, such as a summing amplifier 26.

30

35

Once the absolute value of the phase error has been subtractively summed with the "limit 1" value, the resulting signal is processed by a comparator circuit 28 which compares the residual magnitude to a suitable reference value, such as zero, in order to determine if the phase error magnitude exceeds "limit 1" or is within the "limit 1" boundaries, i.e., the absolute magnitude of the phase error is greater than or less than the absolute magnitude of the "limit 1" value. Depending on the comparison results, if the absolute phase error magnitude is below "limit 1" the comparator circuit 28 may initiate a timing circuit, such as an interval counter 30, which begins to count-up as soon as the phase error magnitude falls below "limit 1". The output of the

interval counter 30 is compared to a user defined time interval limit, "limit 2" in comparison logic 32 and when the interval counter value reaches the "limit 2" value, the system is deemed to have acquired lock and "lock" is declared to a data recovery circuit, for example.

1

5

10

15

20

25

30

35

In the event that the phase error magnitude falls within the "limit 1" boundary and then subsequently exceeds the "limit 1" threshold, the comparator 28 deasserts the interval counter and resets the interval counter to zero in anticipation of the phase error's again passing through the "limit 1" boundary.

A novel lock detector, such as described in connection with the illustrated embodiment of FIG. 3, may be easily incorporated into a phase lock loop of the type suitable for carrier recovery operations in a high-speed digital communication system. With amplitude modulation transmission schemes, the phase shift imposed by the modulating signal is relatively constant and a simplified PLL such as depicted in FIG.1, might be used to detect the phase difference between the recovered carrier and the internal frequency reference of the receiver. Such simplified systems are not efficient for use in conjunction with phase or quadrature modulation transmission schemes, due to the variation in the carrier phase imposed by the encoded intelligence (data). In addition, the frequency uncertainty of typical RF oscillators used in up and down conversion processes are often greater than the affordable PLL bandwidth imposed by low phase jitter requirements. One possible solution to the bandwidth problem, in accordance with the present invention, is to change the characteristics of the loop filter by, for example, switching between two such loop filters, to accommodate the divergent requirements.

A wide PLL bandwidth might be used during the initial acquisition process and then a narrow PLL bandwidth invoked once lock has been achieved. Such a system, in effect, would comprise two loop filters, and a logical switch, configured to select between the two filters once the phase error signal was determined to be sufficiently small, i.e., once lock had been achieved.

In FIG. 4, such an exemplary PLL system is depicted, and includes certain components that are quite similar to the prior art-type PLL system depicted in connection with FIG. 1. The PLL of FIG. 4 suitably comprises a phase detector (PD) 34, configured to evaluate the phase relationship between an input signal and the output of a VCO 36. Phase error signals are directed to one or the other of two loop filters, a wideband filter 37 and a narrow band filter 38, by operation of a switch 39. Each of the loop filters 37 and 38 develops a control signal in conventional fashion suitable for advancing or retarding the frequency characteristics (and thus phase) of the VCO 36. The output of the PD 34 is also coupled in parallel fashion with the switch 39 to a lock detector 40 constructed and operating in accordance with the embodiment illustrated in connection with FIG. 3. The lock detector 40 functions to evaluate the phase error response of the PD 34 and determine the appropriate phase error conditions under which optimal phase lock occurs. Once phase lock is achieved, i.e., both the "limit 1" and "limit 2" conditions have been met, the lock detector 40 asserts a "lock" signal to a decision engine 42 such as switch control logic, or directly to the switch. In response, the system switches the PD output from the

wideband filter to the narrow band filter, adaptively reconfiguring the PLL bandwidth as a consequence. The PLL output is now optimally configured for data recovery operations such as coherent demodulation.

5

10

15

20

25

30

35

A novel lock detector circuit has been described that operates to optimally detect phase lock by evaluating phase error as a function two metrics; a magnitude metric and a time metric. The lock detector not only determines when a phase detector's phase error response characteristic crosses a nominal minimum error threshold, but also defines a nominal time interval within which the phase error must remain below the nominal threshold value, in order that a lock condition may be declared. The lock detector functions by recognizing that immediately after the occurrence of an input phase or frequency step, the phase error response characteristic of a PLL may actually pass through the error threshold boundaries and consequently exhibit an instantaneous phase error less than the error threshold for a brief period of time before true lock is actually achieved.

While the invention has been described in terms of particular components arranged in a particular fashion, it will be evident to one having skill in the art that the invention might likewise be suitably implemented with a different component arrangement. In particular, the "limit 1" summing amplifier and zero level comparator components may be combined into a comparator circuit that directly compares the absolute value of a phase error to a user defined "limit 1" threshold value. From the foregoing, it will be evident to those having skill in the art that the particular component descriptions and arrangements contained in the illustrated embodiments are solely for purposes of explanation and that the invention is not limited to the particular embodiments or arrangements disclosed. Nor is the invention intended to be limited to the particular applications described herein. Indeed, the novel lock detector according to the invention may be disposed in a variety of appropriate locations between a phase detector and VCO including being implemented in combination with a PLL loop filter. Nor is it particularly important that a data recovery circuit or a decision engine be coupled to the PLL in the manner depicted in the illustrated embodiments. It is sufficient that a PLL incorporate a lock detector according to the invention that is capable of asserting "lock" upon the occurrence of true phase lock, regardless of how "lock" is used by down-stream processing circuitry.

Further, it will be understood by one having skill in the art that the invention is not limited to use in connection with a PLL particularly. From the foregoing description, it will be evident that the invention is suitable for use in connection with frequency lock determinations and might be incorporated in feedback-type control system circuitry of all varieties, in which the input conditions depart substantially from strict steady state.

The invention, therefore is not limited to the particular embodiments, arrangements or applications disclosed, but is intended to cover any changes, modifications or adaptations that fall within the scope and spirit of the appended claims.

CLAIMS

l

5

10

15

20

25

30

٠:

1. In a phase locked loop of the type including a phase detector configured to develop phase error signals for use by at least a loop filter in deriving control signals for an oscillator circuit, a detector circuit for evaluating phase error signals in order to determine whether a lock condition has been achieved, the detector circuit comprising:

a summing circuit having at least one input for receiving input phase error signals, the summing circuit combining an input phase error signal with a first limit signal corresponding to a magnitude metric;

a comparison circuit connected to compare the summation of the phase error signal and the first limit signal to a reference signal; and

a time interval counter, connected to the output of the comparison circuit and operatively responsive thereto.

2. The detector circuit of claim 1 further comprising:

a conditioning circuit disposed between the summing circuit and the phase detector, the conditioning circuit receiving phase error signals having both positive and negative phase error designations, the conditioning circuit outputting the absolute value of respective phase error signals; and

wherein the summing circuit combines the absolute value of an input phase error signal with a negative valued first limit signal such that the magnitude metric represents a difference therebetween.

- 3. The detector according to claim 2, wherein the comparison circuit compares the magnitude metric to a zero reference signal, the comparison circuit asserting a signal having a first state if the magnitude metric is less than the zero reference, the comparison circuit asserting a signal having a second state if the magnitude metric is greater than or equal to the zero reference.
- 4. The detector according to claim 3, wherein the time interval counter begins counting when the comparison circuit output is in the first state, the time interval counter being reset when the output of the comparison circuit is in the second state.
- 5. The detector according to claim 4, further comprising evaluation logic circuitry connected to the interval counter, the evaluation logic circuitry asserting a signal when the interval counter counts to a specified limit value corresponding to a time metric.

6. The detector according to claim 5, wherein the signal asserted by the evaluation logic circuitry indicates that a lock condition has been achieved.

7. In a phase locked loop of the type including a phase detector configured to develop phase error signals for use by at least a loop filter in deriving control signals for an oscillator circuit, a method for evaluating phase detector output so as to optimally determine when phase lock has been achieved, the method comprising:

acquiring the absolute magnitude of each phase error signal comprising the output signal train of a phase detector;

comparing the absolute magnitude of each phase error signal with a specified phase error maximum value;

initiating a time interval count at any time the absolute magnitude of a phase error signal falls below the error limit value; and

declaring a lock condition when the time count exceeds a specified time interval.

15

20

25

30

35

comprising:

10

1

5

- 8. The method according to claim 7, wherein the time count returns to a zero time value at any time the absolute magnitude of any phase error signal exceeds the maximum error limit value.
- 9. The method according to claim 8, wherein the comparison step further comprises: arithmetically summing the absolute magnitude of each phase error signal with a negative valued first limit signal; and comparing the summation to a reference signal.
- 10. The method according to claim 9, wherein the time count is performed by an interval timer circuit.
- 11. The method according to claim 10, wherein the reference signal is a zero reference, the interval timer circuit counting when the summation comparison is less than the zero reference.
- 12. The method according to claim 11, further comprising the step of filtering the output signal train of a phase detector through a low pass filter prior to acquiring the absolute magnitude of each phase error signal.

13. In a control system of the type employing feedback to synchronize an output signal to an input signal, a method for optimally determining a synchronization lock condition,

acquiring a magnitude signal corresponding to a difference characteristic between the output signal and the input signal;

5

10

15

20

25

30

35

comparing the magnitude signal to a first specified threshold value;

measuring the time during which the magnitude signal is less than the threshold value;

comparing the measured time to a second specified threshold value; and declaring synchronization lock when the measured time exceeds the second threshold value.

- 14. The method according to claim 13, wherein the difference characteristic between the input signal and the output signal is a phase difference.
 - 15. The method according to claim 13, wherein the difference characteristic between the input signal and the output signal is a frequency difference.
- 16. The method according to claim 14, wherein the magnitude signal is acquired by a phase detector, the magnitude signal corresponding to a phase error signal.
- 17. The method according to claim 16, wherein the time measurement step comprises the step of initiating an interval timer when an absolute magnitude of the phase error signal is less than the first threshold value, the interval timer resetting to zero when the absolute magnitude of the phase error signal is greater than the first threshold value.
- 18. The method according to claim 17, wherein synchronization lock is declared when the interval timer counts to a value equal to the second threshold value.
 - An integrated circuit control system of the type employing feedback to synchronize an output signal to an input signal, comprising:

an error metric magnitude measurement circuit;

an error metric magnitude threshold;

an error metric duration measurement circuit;

an error metric duration threshold; and

a decision engine coupled to assert a decision signal when the magnitude and duration thresholds are simultaneously satisfied.

20. The integrated circuit according to claim 19, wherein the error metric is an input phase error.

21. The integrated circuit according to claim 20, further comprising a first comparison circuit, the first comparison circuit connected to compare an input phase error with the error magnitude threshold.

22. The integrated circuit according to claim 21, further comprising a second comparison circuit, the second comparison circuit connected to compare a time duration of an input phase error having a value less than said error magnitude threshold with the error metric duration threshold.

23. The integrated circuit according to claim 22, the decision engine comprising lock declaration circuitry, wherein a lock achieved signal is delayed until a period of time exceeding the error metric duration threshold is achieved within which the value of the input phase error remains less than said error magnitude threshold.

15

10

l

5

20

25

30

35




FIG. 1(a) (Prior Art)




FIG. 1(b)




FIG. 2




FIG. 3




FIG. 4

INTERNATIONAL SEARCH REPORT

PCT/IIS 99/25970

			PCT/US 99	/25970
A. CLASSI	FICATION OF SUBJECT MATTER H03L7/095			
110 ,		•		
A amban to	o international Patent Classification (IPC) or to both national classifica	don and IDC		·
	SEARCHED	adi an ir o		
	currentation searched (classification system followed by classification	on symbols)		
IPC 7	HO3L			
Documents:	ion searched other than minimum documentation to the extent that a	uch documents are includ	ied in the fields se	erched
Electronic d	ata base consulted during the international search (name of data bar	se and, where practical,	search terms used)
C. DOCUM	ENTS CONSIDERED TO SE RELEVANT			
Category *	Citation of document, with indication, where appropriate, of the rele	evant passages		Relevant to claim No.
·	ED O OOO 457 A CHINDON FLECTRIC C	.0)		1,7,8,
X	EP 0 332 467 A (NIPPON ELECTRIC C 13 September 1989 (1989-09-13)	.0)	•	13-23
	column 1, line 27 - line 51	. 10		
	column 2, line 51 -column 6, line figures	19;		
	•			•
A	US 5 294 894 A (GEBARA GHASSAN R) 15 March 1994 (1994-03-15))		1
	column 4, line 4 - line 60			
	column 6, line 60 -column 7, line figures 2,6	÷ 57;		
X	rigures 2,0			7,8,
			,	13-23
		-/		
		·		
		•		
	<u> </u>			
X Furt	her documents are listed in the continuation of box C.	X Peterst family n	nembers are sated	in annex.
Special ca	itegories of cited documents:	"I" later document publi	lehed after the intr	emational filing date the application but
"A" docum	ent defining the general state of the art which is not dered to be of particular relevance	cited to understand invention	i the principle or th	eory underlying the
"E" earlier	document but published on or after the International date	"X" document of particul cannot be consider	red novel or canno	t be considered to
which	ent which may throw doubte on priority claim(e) or is cited to establish the publication date of another	"Y" document of particu	far relevance; the	ournent le taken alone plaimed invention
"O" docum	in or other special reason (as specified) ent referring to an oral disclosure, use, exhibition or	document le combi	ined with one or m	ventive step when the ore other such docu- us to a person skilled
"P" docum	means ent published prior to the international filing date but han the priority date claimed	in the art. "&" document member		
	actual completion of the International search		he international ea	
		00/00/0	000	
6	March 2000	23/03/2	UUU 	
Name and	mailing address of the ISA European Patent Office, P.B. 5818 Patentiaan 2	Authorized officer		
	NL - 2280 HV Filjirwijk Tel. (+31-70) 340-2040, Tx. 31 651 epo ni,	Balbino	t. H	
	Fax: (+31-70) 340-3018	1	•	

INTERNATIONAL SEARCH REPORT

	ation) DOCUMENTS CONSIDERED TO BE RELEVANT	
egory *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
	EP 0 012 899 A (LICENTIA GMBH) 9 July 1980 (1980-07-09) page 3, line 13 - line 27 page 9, line 6 -page 11, last line;	1
	figures 1,7,8	7,8, 13-23
	EP 0 673 121 A (PLESSEY SEMICONDUCTORS LTD) 20 September 1995 (1995-09-20)	1 -
	column 1, line 1 -column 3, line 6; figure	7,8, 13-23
(GB 2 268 645 A (MOTOROLA INC) 12 January 1994 (1994-01-12) page 4, line 23 -page 7, line 34; figure 2	1,7,8, 19-23
	·	
	·	

1

INTERNATIONAL SEARCH REPORT

information on patent family members

Inter and Application No PCT/US 99/25970

	itent document in search report		Publication date		Patent family member(a)	Publication date
EP	0332467	A	13-09-1989	JP	1231430 A	14-09-1989
				US	4929916 A	29-05-1990
US	5294894	A	15-03-1994	AU	5143093 A	26-04-1994
				WO	9408285 A	14-04-1994
FP	0012899	A	09-07-1980	DE	2856211 A	03-07-1980
	***************************************	•••		AT	4948 T	15-10-1983
				DK	552079 A.B.	28-06-1980
				ES	487141 A	16-09-1980
				IE	49241 B	04-09-1985
				JP	1461969 C	14-10-1988
				JP	55092043 A	12-07-1980
				JP	63008645 B	24-02-1988
				US	4290029 A	15-09-1981
FP	0673121	A	20-09-1995	GB	2287592 A	20-09-1995
	00,0121	••		ĀT	162349 T	15-01-1998
				DE	69501413 D	19-02-1998
				DE	69501413 T	23-04-1998
				JP	7283727 A	27-10-1995
				US	5734273 A	31-03-1998
GB	2268645	Α	12-01-1994	US	5327103 A	05-07-1994